onsemi 8.8ns CML, LVDS, LVPECL Delay Line, 24-Pin QFN

RS noliktavas nr.: 808-4037PRažotājs: onsemiRažotāja kods: NB6L295MNG
brand-logo
Skatīt visu Delay Lines & Timing Elements

Tehniskie dokumenti

Specifikācija

Brand

onsemi

Logic Function

Delay Line

Input Signal Type

CML, LVDS, LVPECL

Output Logic Level

LVPECL, LVCMOS, LVTTL

Mounting Type

Surface Mount

Package Type

QFN

Pin Count

24

Dimensions

4 x 4 x 0.95mm

Total Number of Taps

256

Absolute Increment

0.01ns

Delay to First Tap

3.2ns

Maximum Operating Supply Voltage

3.6 V

Maximum Delay Time

8.8ns

Maximum Operating Temperature

+85 °C

Number of Independent Delay Inputs

2

Minimum Operating Temperature

-45 °C

Minimum Operating Supply Voltage

2.375 V

Produkta apraksts

Delay Lines, On Semiconductor

Ideate. Create. Collaborate

JOIN FOR FREE

No hidden fees!

design-spark
design-spark
  • Download and use our DesignSpark software for your PCB and 3D Mechanical designs
  • View and contribute website content and forums
  • Download 3D Models, Schematics and Footprints from more than a million products
Click here to find out more

Noliktavas stāvoklis patreiz nav pieejams

Lūdzu pārbaudiet vēlreiz vēlāk

Noliktavas stāvoklis patreiz nav pieejams

€ 23,50

Katrs (tiek piegadats Tubina) (bez PVN)

€ 28,44

Katrs (tiek piegadats Tubina) (Ieskaitot PVN)

onsemi 8.8ns CML, LVDS, LVPECL Delay Line, 24-Pin QFN
Izvēlēties iepakojuma veidu

€ 23,50

Katrs (tiek piegadats Tubina) (bez PVN)

€ 28,44

Katrs (tiek piegadats Tubina) (Ieskaitot PVN)

onsemi 8.8ns CML, LVDS, LVPECL Delay Line, 24-Pin QFN
Noliktavas stāvoklis patreiz nav pieejams
Izvēlēties iepakojuma veidu

Ideate. Create. Collaborate

JOIN FOR FREE

No hidden fees!

design-spark
design-spark
  • Download and use our DesignSpark software for your PCB and 3D Mechanical designs
  • View and contribute website content and forums
  • Download 3D Models, Schematics and Footprints from more than a million products
Click here to find out more

Tehniskie dokumenti

Specifikācija

Brand

onsemi

Logic Function

Delay Line

Input Signal Type

CML, LVDS, LVPECL

Output Logic Level

LVPECL, LVCMOS, LVTTL

Mounting Type

Surface Mount

Package Type

QFN

Pin Count

24

Dimensions

4 x 4 x 0.95mm

Total Number of Taps

256

Absolute Increment

0.01ns

Delay to First Tap

3.2ns

Maximum Operating Supply Voltage

3.6 V

Maximum Delay Time

8.8ns

Maximum Operating Temperature

+85 °C

Number of Independent Delay Inputs

2

Minimum Operating Temperature

-45 °C

Minimum Operating Supply Voltage

2.375 V

Produkta apraksts

Delay Lines, On Semiconductor

Ideate. Create. Collaborate

JOIN FOR FREE

No hidden fees!

design-spark
design-spark
  • Download and use our DesignSpark software for your PCB and 3D Mechanical designs
  • View and contribute website content and forums
  • Download 3D Models, Schematics and Footprints from more than a million products
Click here to find out more