Tehniskie dokumenti
Specifikācija
Maximum Output Frequency
346MHz
Mounting Type
Surface Mount
Number of Elements per Chip
4
Minimum Output Frequency
2kHz
Package Type
QFN
Maximum Supply Current
279 mA
Pin Count
36
Maximum Input Frequency
710MHz
Dimensions
6 x 6 x 0.85mm
Height
0.85mm
Length
6mm
Maximum Operating Supply Voltage
3.63 V
Maximum Operating Temperature
+85 °C
Minimum Operating Supply Voltage
2.97 V
Minimum Operating Temperature
-40 °C
Width
6mm
Produkta apraksts
Si531x/2x/6x/7x Jitter Attenuators, Silicon Labs
The Silicon Labs Si531x/2x/6x/7x jitter attenuators generate any combination of output frequencies from any input frequency. Using the Silicon Labs third-generation DSPLL architecture they simplify your clock tree design by replacing multiple clocks and oscillators. Minimising your BOM count and complexity.
Noliktavas stāvoklis patreiz nav pieejams
Lūdzu pārbaudiet vēlreiz vēlāk
€ 42,40
Katrs (bez PVN)
€ 51,30
Katrs (Ieskaitot PVN)
1
€ 42,40
Katrs (bez PVN)
€ 51,30
Katrs (Ieskaitot PVN)
1
Pirkt iepakojumos
Daudzums | Vienības cena |
---|---|
1 - 4 | € 42,40 |
5 - 9 | € 39,10 |
10 - 24 | € 38,10 |
25+ | € 37,20 |
Ideate. Create. Collaborate
JOIN FOR FREE
No hidden fees!
- Download and use our DesignSpark software for your PCB and 3D Mechanical designs
- View and contribute website content and forums
- Download 3D Models, Schematics and Footprints from more than a million products
Tehniskie dokumenti
Specifikācija
Maximum Output Frequency
346MHz
Mounting Type
Surface Mount
Number of Elements per Chip
4
Minimum Output Frequency
2kHz
Package Type
QFN
Maximum Supply Current
279 mA
Pin Count
36
Maximum Input Frequency
710MHz
Dimensions
6 x 6 x 0.85mm
Height
0.85mm
Length
6mm
Maximum Operating Supply Voltage
3.63 V
Maximum Operating Temperature
+85 °C
Minimum Operating Supply Voltage
2.97 V
Minimum Operating Temperature
-40 °C
Width
6mm
Produkta apraksts
Si531x/2x/6x/7x Jitter Attenuators, Silicon Labs
The Silicon Labs Si531x/2x/6x/7x jitter attenuators generate any combination of output frequencies from any input frequency. Using the Silicon Labs third-generation DSPLL architecture they simplify your clock tree design by replacing multiple clocks and oscillators. Minimising your BOM count and complexity.